W29GL032C
7.2.20
Enhanced Variable IO (E VIO ) Control
The Enhanced Variable IO (E VIO ) control allows the host system to set the voltage levels that the
device generates and tolerates on all inputs and outputs (address, control, and DQ signals). E VIO
range is 1.65 to V CC .
For example, a E VIO of 1.65-3.6 volts allows for I/O at the 1.8 or 3 volt levels, driving and receiving
signals to and from other 1.8 or 3 V devices on the same data bus.
7.2.21 Hardware Data Protection Options
Hardware Data Protection is the second of the two main sector protections offered by the W29GL032.
7.2.21.1
#WP/ACC Option
By setting the #WP/ACC pin to V IL , the highest or lowest sector (device specific) is protected from all
erase/program operations. If #WP/ACC is set High, the highest and Lowest sector revert back to the
previous protected/unprotected state.
Note: The max input load current can increase, if #WP/ACC pin is at V IH when the device is put into
standby mode.
7.2.21.2
VCC Write Protect
This device will not accept any write instructions when V CC is less that V WPT (VCC Write Protect
Threshold)). This prevents data from inadvertently being altered during power-up, power-down, a
temporary power loss or to the low level of V CC. If V CC is lower that V WPT, the device automatically
resets itself and will ignore write cycles until V CC is greater than V WPT . Once V CC rises above V WPT,
insure that the proper signals are on the control pins to avoid unexpected program or erase operations.
7.2.21.3
Write Pulse “Glitch” Protection
Pulses less than 5ns are viewed as glitches for control signals #CE, #WE, and #OE and will not be
considered for valid write cycles.
7.2.21.4
Power-up Write Inhibit
The device ignores the first instruction on the rising edge of #WE, if upon powering up the device,
#WE and #CE are set at V IL and #OE is set at V IH .
7.2.21.5
Logical Inhibit
A write cycle is ignored when either #CE is at V IH , #WE is at V IH , or #OE is at V IL. A valid write cycle
requires both #CE and #WE are at V IL with #OE at V IH .
7.2.22 Inherent Data Protection
The device built-in mechanism will reset to Read mode during power up to avoid accidental erasure or
programming.
7.2.22.1
Instruction Completion
Invalid instruction sets will result in the memory returning to read mode. Only upon a successful
completion of a valid instruction set will the device begin its erase or program operation..
7.2.22.2
Power-up Sequence
The device is placed in Read mode, during power-up sequence.
7.2.23 Power Supply Decoupling
To reduce noise effects, a 0.1μF capacitor is recommended to be connected between V CC and GND.
14
相关PDF资料
W29GL064CB7S IC FLASH 64MBIT 70NS 48TSOP
W29GL128CL9T IC FLASH 128MBIT 90NS 56TSOP
W631GG6KB-15 IC DDR3 SDRAM 1GBIT 96WBGA
W9412G6IH-5 IC DDR-400 SDRAM 128MB 66TSSOPII
W9412G6JH-5I IC DDR SDRAM 128MBIT 66TSOPII
W9425G6EH-5 IC DDR-400 SDRAM 256MB 66TSSOPII
W9425G6JH-5I IC DDR SDRAM 256MBIT 66TSOPII
W947D2HBJX5E IC LPDDR SDRAM 128MBIT 90VFBGA
相关代理商/技术参数
W29GL032CB7ATR 制造商:Winbond Electronics Corp 功能描述:PF, 32M-BIT, 4KB UNIFORM SECTO
W29GL032CB7B 制造商:Winbond Electronics Corp 功能描述:IC FLASH 32MBIT 70NS 64LFBGA
W29GL032CB7S 功能描述:IC FLASH 32MBIT 70NS 48TSOP RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:2,500 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:1K (128 x 8) 速度:100kHz 接口:UNI/O?(单线) 电源电压:1.8 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-TSSOP,8-MSOP(0.118",3.00mm 宽) 供应商设备封装:8-MSOP 包装:带卷 (TR)
W29GL032CH7B 制造商:Winbond Electronics Corp 功能描述:IC FLASH 32MBIT 70NS 64LFBGA
W29GL032CH7T 制造商:Winbond Electronics Corp 功能描述:IC FLASH 32MBIT 70NS 56TSOP
W29GL032CL7B 制造商:Winbond Electronics Corp 功能描述:IC FLASH 32MBIT 70NS 64LFBGA
W29GL032CL7T 制造商:Winbond Electronics Corp 功能描述:IC FLASH 32MBIT 70NS 56TSOP
W29GL032CT7A 功能描述:IC FLASH 32MBIT 70NS 48TFBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:2,500 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:1K (128 x 8) 速度:100kHz 接口:UNI/O?(单线) 电源电压:1.8 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-TSSOP,8-MSOP(0.118",3.00mm 宽) 供应商设备封装:8-MSOP 包装:带卷 (TR)